Atomic layer deposition of ZrO 2 as gate dielectrics for AlGaN/GaN metal-insulator-semiconductor high electron mobility transistors on silicon In this Letter, the device performance of AlGaN/GaN metal-insulator-semiconductor high electron mobility transistors (MISHEMTs) on silicon substrate using 10-nm-thick atomic-layer-deposited ZrO 2 as gate dielectrics is reported. The ZrO 2 AlGaN/GaN MISHEMTs showed improved maximum drain current density (I dmax ) with high peak transconductance (g mmax ) as comparison to Schottky-barrier-gate HEMTs (SB-HEMTs). Also compared to SB-HEMTs, reverse gate leakage current was four orders of magnitude lower and forward gate bias extended to þ7.4 V. At energy from À0.29 eV to À0.36 eV, low interface trap state density evaluated by AC conductance and "Hi-Lo frequency" methods indicates good quality of atomic-layer-deposited ZrO 2 dielectric layer. 2 and low noise 3 applications. However, the high gate leakage current of these HEMTs limits the gate voltage swing and therefore the maximum channel current can be reached. 4 Utilization of GaN metal-insulator-semiconductor HEMTs (MISHEMTs) with a thin dielectric film as gate insulator is one of the effective solutions to reduce the high gate leakage current with the improvement of device performance. 5 ZrO 2 , with a high dielectric constant (18-25) (Ref. 6 ) and large band gap (5.2-7.8 eV), 7 is a good candidate for the gate insulation layer. ZrO 2 gate dielectric layer, prepared by electron beam evaporation (E-beam) [6] [7] [8] and metal organic chemical vapor deposition (MOCVD) 9 techniques, was reported at early stage for GaN-based MISHEMTs research. In recent years, due to its capability of depositing ultra-thin films with the benefits of nanometer scalability, high uniformity, good coverage, low defect density, etc., atomic-layer-deposition (ALD) technique is widely utilized for the purpose of research and industrial applications. Thus, introduction of ALD ZrO 2 oxide layer as gate dielectrics is a good option to further increase the device performance of GaN-based MISHEMTs. Abermann et al. 10 have reported the influence of ex-situ chemical surface cleaning and in-situ InAlN surface pre-treatment on current collapse issues for ZrO 2 InAlN/GaN MISHEMTs. On the other hand, Alexewicz et al.
11 explained the relationship between threshold voltage and ALD ZrO 2 dielectric layer thickness for InAlN/GaN MISHEMTs. However, to-date, comprehensive study was not carried out in AlGaN/GaN MISHEMTs on Si with ALD ZrO 2 as gate dielectrics. In this Letter, AlGaN/GaN MISHEMTs on Si using 10-nm-thick ALD ZrO 2 as insulator layer are demonstrated, and the analysis of interface trapping effects are also conducted. For ALD ZrO 2 AlGaN/GaN MISHEMTs, the reverse gate leakage current was suppressed by about four orders of magnitude and forward gate input bias extended to a high value of þ7.4 V. In addition, low interface trap state density in the energy range from À0.29 eV to À0.36 eV was also evaluated by "Hi-Lo frequency" and AC conductance methods.
The schematic cross-section diagram of MISHEMTs is illustrated in Fig. 1 . Device fabrication started from mesa isolation by inductively coupled plasma etching. Then, Ti/Al/Ni/Au was deposited followed by rapid thermal annealing at 825 C for 30 s in N 2 ambient for ohmic contacts formation. Before gate dielectric deposition, samples were treated by buffered oxide etchant solution to remove the surface native oxide. ZrO 2 gate dielectric layer was deposited by a Cambridge Nanotech Savannah ALD system with tetrakis-(diethylamino)-zirconium and H 2 O as precursors. Chamber pressure and substrate temperature were 0.6 Torr and 250 C, respectively. During the deposition, sequential 400 ms and 40 ms pulse of H 2 O and Zr sources were introduced into the chamber separately. After each pulse of gas, the chamber was purged with N 2 for 6 s to remove excess precursor and by-product gases. The dielectric thickness was 10 nm after 120 growth cycles. Subsequently, the Ni/Au gate was formed by lift-off process. Conventional Schottky-barrier-gate HEMTs (SB-HEMTs) were also fabricated with the same layer structure for reference. The devices used for characterizations are with gate length of L g ¼ 1.9 lm, gate width of W g ¼ 2 Â 100 lm, gate--to-source distance of L gs $ 0.9 lm, and gate-to-drain distance of L gd $ 1.5 lm.
Dielectric constant e ox of ALD ZrO 2 was characterized by using a metal-insulator-metal (MIM) structure on the wafer. Values in a range from 17 to 19 was obtained, which is consistent with the values reported in literatures.
6-9 Fig. 2 (a) plots C-V characteristics of SB diodes and ZrO 2 MIS diodes at a high frequency of 1 MHz and Fig. 2(b) shows frequency dispersion between 10 kHz and 1 MHz for C-V curves of ZrO 2 MIS diodes. Sharp transition from accumulation to depletion, small hysteresis voltage shift (illustrated in Fig.  2(a) ), and negligible dispersion between 10 kHz and 1 MHz C-V curves for ZrO 2 capacitance at zero gate bias (accumulation region) by 1/C MIS ¼ 1/C SB þ 1/C ox . Taken e ox as 18, d ox was assumed to be 9.9 nm, which is in agreement with the designed thickness.
"Hi-Lo frequency" and AC conductance are two commonly used methods to determine the interface state traps (D it ).
12 For "Hi-Lo frequency" method, information of trap effects is extracted from the difference between measured capacitance at high frequency 1 MHz (C HF ) and low frequency 10 kHz (C LF ) by equation
12 AC conductance method is based on analyzing loss caused by the change in trap level charge states through measuring the equivalent parallel conductance G p as a function of bias voltage and frequency. Assuming a continuum of trap energy levels, D it and time constant s it can be evaluated by fitting G p as a function of
. 12 As illustrated in Fig. 3 (inset) , G p /x as a function of radial frequency x at different gate biases are plotted. D it can be determined from (2.5/q)(G p /x) max and s it can be evaluated from x at the peak conductance location on the x-axis by s it ¼ 2/x. Extracted D it as a function of trap state energy E T is shown in Fig. 3 . E T at a certain gate bias can be determined by using the time constant s it through E T ¼ E À E c ¼ Àk B T ln(s it r T N c v t ) (relative parameters can be found in Ref. 13 ). Due to the limitation of given frequency range (from 10 kHz to 1 MHz) and measurements only conducted at room temperature, E T is limited in the range of À0.29 eV to À0.36 eV. As shown in Fig. 3 Compared with SB-HEMTs, reverse gate leakage was reduced by about four orders of magnitude for MISHEMTs. More importantly, a forward gate bias voltage as high as þ7.4 V can be reached if the limit of gate leakage is defined at 1 mA/mm. This gives the oxide electrical strength of $7.4 MV/cm, which is the highest value achieved by ZrO 2 on GaN-based MISHEMTs reported so far. The high forward gate bias voltage allows for higher input voltage swing to be applied at the gate. Table I compares the key parameters of GaN-based MISHEMTs using ZrO 2 as gate dielectrics in literatures with those measured results from our devices. It can be seen from this table that the introduction of 10-nm-thick ALD ZrO 2 insulating layer has the advantage to both reduction of gate leakage current and increment of forward input gate voltage to þ7.4 V while still maintaining a reasonable g mmax value.
In conclusion, AlGaN/GaN MISHEMTs on high resistivity Si substrate using 10-nm-thick ALD ZrO 2 
